## **CLAIMS**

	Having thus described our invention in detail, what we claim is new and desire to secure
5	by the Letters Patent is:
1 2	1. A method of forming a DRAM cell array comprising the steps of:
3	(a) forming a plurality of deep trenches in an array portion of a Si-containing substrate
4	having at least a hard mask formed thereon, said plurality of deep trenches being
5	arranged in rows and columns and including at least collar oxide regions formed on walls
6	thereof and a recessed deep trench conductor formed between said collar oxide regions
7	and defining a capacitor electrode for a DRAM cell;
8	
9	(b) forming a buried-strap outdiffusion region within a portion of said wall such that said
10	portion partially encircles said wall;
11	
12	(c) forming a nitride liner layer above a horizontal surface of said deep trench conductor
13	and enclosing exposed sidewall and collar oxide regions;
14	
15	(d) depositing top trench oxide (TTO) layer above said formed nitride liner layer;
16	
17	(e) performing TTO sidewall etch to remove TTO oxide which has been deposited on the
18	vertical sidewalls and collar oxide, said nitride liner acting to protect said collar oxide
19	layer from being etched;
20	
21	(f) performing nitride liner etch to remove the portion of the TTO nitride liner which is
22	exposed after TTO oxide removal;
23	
24	(g) forming a vertical MOSFET by growing a gate dielectric on exposed walls of said
25	deep trenches and forming a gate conductor above said TTO oxide layer within the walls

- of the deep trenches lined with said gate dielectric, wherein said formed TTO layer having underlying nitride liner eliminates possibility of TTO dielectric breakdown between said gate conductor and said capacitor electrode of a DRAM cell.
- 2. The method of Claim 1, wherein prior to said step (c), the step of depositing sacrificial oxide layer above a horizontal surface of said deep trench conductor and surrounding exposed sidewall and collar oxide regions.
- 3. The method of Claim 1, wherein said nitride etch of step f) is selective to oxide and silicon.
- 4. The method of Claim 2, wherein said nitride etch of step f) is selective to said sacrificial oxide when said sacrificial oxide layer is grown under the nitride liner.
- 5. The method of Claim 1, wherein said collar oxide regions are formed by a local oxidation of silicon process.
- 6. The method of Claim 5, wherein prior to forming said collar oxide regions a capacitor is formed in a bottom portion of said deep trenches.
- 7. The method of Claim 6, wherein said capacitor is formed by the steps of: forming a buried plate diffusion region about said deep trenches, lining walls of said deep trenches with a node dielectric and filling said deep trenches with said deep trench conductor.
- 8. The method of Claim 6, wherein said recessed deep trench conductor is formed by deposition of a deep trench conductor and etching.
- 9. The method of Claim 1, wherein said buried-strap outdiffusion region is formed by a one-sided strap process.

10. The method of Claim 9, wherein said one-sided strap process includes forming a		
divot filled collar oxide region.		
·		